mirror of
https://github.com/YuzuZensai/MCUFRIEND_kbv.git
synced 2026-01-31 14:57:48 +00:00
280 lines
12 KiB
C
280 lines
12 KiB
C
/* 2. HSD 2.2” Gamma 2.2 Initial Code(1/2)*/
|
|
/*R61526 for Hannstar 2.2" Gamma 2.2*/
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x1B, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC3), 0x01, 0x00, 0x1B, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x21, 0x01, 0x200, 0x02, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), 0x09, 0x09, 0x0B, 0x0B, 0x0F, 0x00, 0x00, 0x06, 0x15, 0x13, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x0E, 0x1D, 0x0B, 0x11, 0x0C, 0x0C, 0x03,
|
|
(0xC9), 0x09, 0x09, 0x0B, 0x0B, 0x0F, 0x00, 0x00, 0x06, 0x15, 0x13, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x0E, 0x1D, 0x0B, 0x11, 0x0C, 0x0C, 0x03,
|
|
|
|
/* 2. HSD 2.2” Gamma 2.2 Initial Code(2/2)*/
|
|
(0xCA), 0x09, 0x09, 0x0B, 0x0B, 0x0F, 0x00, 0x00, 0x06, 0x15, 0x13, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x0E, 0x1D, 0x0B, 0x11, 0x0C, 0x0C, 0x03,
|
|
/*Gamma setting end*/
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x35, 0x00, 0x00,
|
|
(0xD1), 0x53, 0x7A, 0x10,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xD4), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
/*Other setting*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66,
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 30,
|
|
(0x29),
|
|
/*End Gamma 2.2 Setting*/
|
|
|
|
/* 2. HSD 2.2” Gamma 2.5 Initial Code(1/2)*/
|
|
/*R61526 for Hannstar 2.2" Gamma 2.5*/
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x1B, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC3), 0x01, 0x00, 0x1B, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x21, 0x01, 0x300, 0x02, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), 0x09, 0x09, 0x0B, 0x10, 0x09, 0x01, 0x03, 0x0A, 0x1F, 0x06, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x14, 0x18, 0x0A, 0x11, 0x0C, 0x0C, 0x03,
|
|
(0xC9), 0x09, 0x09, 0x0B, 0x10, 0x09, 0x01, 0x03, 0x0A, 0x1F, 0x06, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x14, 0x18, 0x0A, 0x11, 0x0C, 0x0C, 0x03,
|
|
|
|
/* 2. HSD 2.2” Gamma 2.5 Initial Code(2/2)*/
|
|
(0xCA), 0x09, 0x09, 0x0B, 0x10, 0x09, 0x01, 0x03, 0x0A, 0x1F, 0x06, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x14, 0x18, 0x0A, 0x11, 0x0C, 0x0C, 0x03,
|
|
/*Gamma setting end*/
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x35, 0x00, 0x00,
|
|
(0xD1), 0x54, /*VCM 1B~7F*/ 0x7A, /*VDV 25~7F*/ 0x10,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xD4), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
/*Other setting*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 30,
|
|
(0x29),
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
(0xFE), 0x00, 0x00, 0x00, 0x21, 0xB4,
|
|
(0xB3), 0x00, 0x10,
|
|
(0xE0), 0x00, 0x40,
|
|
TFTLCD_DELAY8, 5 ,
|
|
(0xB3), 0x00, 0x00,
|
|
(0xFE), 0x00, 0x00, 0x00, 0x21, 0x30,
|
|
(0xB0), 0x3F, 0x3F,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x03, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x28, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25 ,
|
|
(0xC3), 0x01, 0x00, 0x28, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25 ,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00,
|
|
(0xC8), /*Gamma*/ 0x0C, 0x0C, 0x0D, 0x14, 0x18, 0x0E, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x0A, 0x0E, 0x0A, 0x0A, 0x00,
|
|
/* 3. LGD 2.6” Gamma 2.2 Initial Code(1/2)*/
|
|
|
|
(0xC9), /*Gamma*/ 0x0C, 0x0C, 0x0D, 0x14, 0x18, 0x0E, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x0A, 0x0E, 0x0A, 0x0A, 0x00,
|
|
(0xCA), /*Gamma*/ 0x0C, 0x0C, 0x0D, 0x14, 0x18, 0x0E, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x0A, 0x0E, 0x0A, 0x0A, 0x00,
|
|
(0xD0), 0x63, 0x53, 0x82, 0x3F,
|
|
(0xD1), 0x6A, 0x64,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xD4), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x55,
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40 ,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 3. LGD 2.6” Gamma 2.2 Initial Code(2/2)*/
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
(0xFE), 0x00, 0x00, 0x00, 0x21, 0xB4,
|
|
(0xB3), 0x00, 0x10,
|
|
(0xE0), 0x00, 0x40,
|
|
TFTLCD_DELAY8, 5 ,
|
|
(0xB3), 0x00, 0x00,
|
|
(0xFE), 0x00, 0x00, 0x00, 0x21, 0x30,
|
|
(0xB0), 0x3F, 0x3F,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x03, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x28, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25 ,
|
|
(0xC3), 0x01, 0x00, 0x28, 0x08, 0x08,
|
|
TFTLCD_DELAY8, 25 ,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00,
|
|
(0xC8), /*Gamma*/ 0x09, 0x09, 0x0B, 0x13, 0x16, 0x0C, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x09, 0x0D, 0x0C, 0x0C, 0x03,
|
|
/* 3. LGD 2.6” Gamma 2.5 Initial Code(1/2)*/
|
|
|
|
(0xC9), /*Gamma*/ 0x09, 0x09, 0x0B, 0x13, 0x16, 0x0C, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x09, 0x0D, 0x0C, 0x0C, 0x03,
|
|
(0xCA), /*Gamma*/ 0x09, 0x09, 0x0B, 0x13, 0x16, 0x0C, 0x09, 0x09, 0x03, 0x05, 0x00, 0x03, 0x08, 0x07, 0x0E, 0x15, 0x12, 0x09, 0x0D, 0x0C, 0x0C, 0x03,
|
|
(0xD0), 0x63, 0x53, 0x82, 0x3F,
|
|
(0xD1), 0x6A, 0x64,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xD4), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), /*16/18 bit*/ 0x55, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40 ,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 3. LGD 2.6” Gamma 2.5 Initial Code(2/2)*/
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x24, 0x04, 0x04,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), /*Gamma*/ 0x07, 0x09, 0x0A, 0x11, 0x17, 0x0A, 0x08, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x08, 0x0A, 0x17, 0x11, 0x0A, 0x09, 0x07, 0x00,
|
|
(0xC9), /*Gamma*/ 0x07, 0x09, 0x0A, 0x11, 0x17, 0x0A, 0x08, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x08, 0x0A, 0x17, 0x11, 0x0A, 0x09, 0x07, 0x00,
|
|
(0xCA), /*Gamma*/ 0x07, 0x09, 0x0A, 0x11, 0x17, 0x0A, 0x08, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x08, 0x0A, 0x17, 0x11, 0x0A, 0x09, 0x07, 0x00,
|
|
/* 4. TIAMMA 2.4” Gamma 2.2 Initial Code(1/2)*/
|
|
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x3A, 0x30, 0x00,
|
|
(0xD1), 0x5F, /*VCM 1B~7F*/ 0x78, /*VDV 25~7F*/ 0x10,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 4. TIAMMA 2.4” Gamma 2.2 Initial Code(2/2)*/
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x24, 0x04, 0x04,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), /*Gamma*/ 0x07, 0x09, 0x0A, 0x0C, 0x18, 0x0D, 0x05, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x05, 0x0D, 0x18, 0x0C, 0x0A, 0x09, 0x07, 0x00,
|
|
(0xC9), /*Gamma*/ 0x07, 0x09, 0x0A, 0x0C, 0x18, 0x0D, 0x05, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x05, 0x0D, 0x18, 0x0C, 0x0A, 0x09, 0x07, 0x00,
|
|
(0xCA), /*Gamma*/ 0x07, 0x09, 0x0A, 0x0C, 0x18, 0x0D, 0x05, 0x04, 0x07, 0x03, 0x00, 0x03, 0x07, 0x04, 0x05, 0x0D, 0x18, 0x0C, 0x0A, 0x09, 0x07, 0x00,
|
|
/* 4. TIAMMA 2.4” Gamma 2.5 Initial Code(1/2)*/
|
|
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x3D, 0x30, 0x00,
|
|
(0xD1), 0x5F, /*VCM 1B~7F*/ 0x78, /*VDV 25~7F*/ 0x10,
|
|
(0xD2), 0x03, 0x24,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 4. TIAMMA 2.4” Gamma 2.5 Initial Code(2/2)*/
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x1A, /*86Hz*/ 0x04, 0x04,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x07, /*V4*/ 0x14, /*V8*/ 0x20, /*V20*/ 0x02, /*V43*/ 0x09, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x01, /*V63*/ 0x00, 0x01, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x09, /*V55*/ 0x02, /*V43*/ 0x20, /*V20*/ 0x14, /*V8*/ 0x07, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
(0xC9), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x07, /*V4*/ 0x14, /*V8*/ 0x20, /*V20*/ 0x02, /*V43*/ 0x09, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x01, /*V63*/ 0x00, 0x01, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x09, /*V55*/ 0x02, /*V43*/ 0x20, /*V20*/ 0x14, /*V8*/ 0x07, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
(0xCA), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x07, /*V4*/ 0x14, /*V8*/ 0x20, /*V20*/ 0x02, /*V43*/ 0x09, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x01, /*V63*/ 0x00, 0x01, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x09, /*V55*/ 0x02, /*V43*/ 0x20, /*V20*/ 0x14, /*V8*/ 0x07, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
/* 5. BOE 2.0” Gamma 2.2 Initial Code(1/2)*/
|
|
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x3A, 0x37, 0x00,
|
|
(0xD1), 0x41, /*VCM 1B~7F*/ 0x78, /*VDV 25~7F*/ 0x10,
|
|
(0xD2), 0x03, 0x22,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 5. BOE 2.0” Gamma 2.2 Initial Code(2/2)*/
|
|
|
|
(0xB0), 0x3F, 0x3F,
|
|
TFTLCD_DELAY8, 5,
|
|
(0xB3), 0x02, 0x00, 0x00, 0x00, 0x00,
|
|
(0xB4), 0x00,
|
|
(0xC0), 0x33, 0x4F, 0x00, 0x10, 0xA2, 0x00, 0x01, 0x00,
|
|
(0xC1), 0x01, 0x02, 0x1A, /*86Hz*/ 0x04, 0x04,
|
|
TFTLCD_DELAY8, 25,
|
|
(0xC4), 0x11, 0x01, 0x00, 0x00, 0x00,
|
|
/*Gamma setting start*/
|
|
(0xC8), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x05, /*V4*/ 0x11, /*V8*/ 0x31, /*V20*/ 0x01, /*V43*/ 0x0B, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x05, /*V63*/ 0x00, 0x05, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x0B, /*V55*/ 0x01, /*V43*/ 0x31, /*V20*/ 0x11, /*V8*/ 0x05, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
(0xC9), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x05, /*V4*/ 0x11, /*V8*/ 0x31, /*V20*/ 0x01, /*V43*/ 0x0B, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x05, /*V63*/ 0x00, 0x05, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x0B, /*V55*/ 0x01, /*V43*/ 0x31, /*V20*/ 0x11, /*V8*/ 0x05, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
(0xCA), /*GAMMA*/ 0x05, /*V0*/ 0x00, /*V1*/ 0x05, /*V4*/ 0x11, /*V8*/ 0x31, /*V20*/ 0x01, /*V43*/ 0x0B, /*V55*/ 0x00, /*V59*/ 0x01, /*V62*/ 0x05, /*V63*/ 0x00, 0x05, /*V63*/ 0x01, /*V62*/ 0x00, /*V59*/ 0x0B, /*V55*/ 0x01, /*V43*/ 0x31, /*V20*/ 0x11, /*V8*/ 0x05, /*V4*/ 0x00, /*V1*/ 0x05, /*V0*/ 0x00,
|
|
/* 5. BOE 2.0” Gamma 2.5 Initial Code(1/2)*/
|
|
|
|
/*Power setting start*/
|
|
(0xD0), 0x33, 0x53, 0x85, 0x3A, 0x37, 0x00,
|
|
(0xD1), 0x5B, /*VCM 1B~7F*/ 0x78, /*VDV 25~7F*/ 0x10,
|
|
(0xD2), 0x03, 0x22,
|
|
(0xE2), 0x3F,
|
|
/*Power setting End*/
|
|
(0x35), 0x00,
|
|
(0x36), 0x00,
|
|
(0x3A), 0x66, /*66->18 bit, 55->16bit.*/
|
|
(0x2A), 0x00, 0x00, 0x00, 0xEF,
|
|
(0x2B), 0x00, 0x00, 0x01, 0x3F,
|
|
(0x2C),
|
|
(0x11),
|
|
TFTLCD_DELAY8, 40,
|
|
(0x29),
|
|
(0x2C),
|
|
/* 5. BOE 2.0” Gamma 2.5 Initial Code(2/2)*/
|
|
|